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Abstract—A hybrid modular multilevel converter (MMC) with 
reduced full-bridge (FB) submodules (SMs) is proposed, where a 
high voltage rating half-bridge (HB) based MMC is connected in 
series with a low voltage rating FB-MMC in parallel with a fault 
breaking circuit on its DC side. Unlike conventional hybrid MMCs 
with mixed HB and FB SMs, the proposed topology uses the DC 
capacitor in the fault breaking circuit to block DC faults, while the 
FB-MMC only commutates the fault current from the FB-MMC 
to the fault breaking circuit. Thus, the proposed converter only 
requires around 10%-20% FB SMs, leading to reduced capital 
cost and losses compared to typical hybrid MMC. The optimal 
ratio of the FB-MMC and HB-MMC is assessed and comparative 
studies show superiority of the proposed topology over other 
alternatives. A case study with 10% FB SMs demonstrates the 
validity of the proposed hybrid MMC for DC fault blocking and 
post-fault system restart.  
 
Index Terms—DC fault, DC circuit breaker (DCCB), HVDC 
transmission, hybrid multilevel converter, modular multilevel 
converter (MMC). 
I.  INTRODUCTION 
igh-voltage DC (HVDC) transmission systems based on 
modular multilevel converters (MMCs) have developed 
rapidly due to their significant advantages. However, the 
behaviors and characteristics of half-bridge (HB) submodule 
(SM) based MMC (HB-MMC) to DC faults are major issues to 
be considered in applications. In the event of a DC short circuit, 
high AC currents flow through the freewheeling diodes of HB-
MMC from the AC to the DC side, which requires additional 
measures and could potentially cause serious damage to the 
converters and associated semiconductor devices [1-3].  
Conventional mechanical DC circuit breakers (DCCBs) 
have low conduction losses. However, their response is too 
slow and the semiconductors still endure high current stress 
during the response time. The solid-state DC circuit breaker can 
achieve fast interruption but at high capital cost and significant 
on-state operation losses [4]. The hybrid DC circuit breaker 
combines the advantages of the mechanical and solid-state 
DCCBs, where a mechanical path serves as main conduction 
path with minimal losses during normal operation, and a 
parallel-connected solid-state breaker is used for DC fault 
isolation [5, 6]. However, it has relatively large footprint and its 
capital cost is still very high [7, 8].  
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In addition to the use of DCCB for fault isolation, different 
fault blocking converter topologies have been proposed. In the 
full-bridge (FB) SM based MMC (FB-MMC), the FB SM 
capacitors can be inserted into the circuit in either polarity. This 
feature allows the FB-MMC to block DC faults and offer 
greater controllability [9]. However, FB-MMC doubles the 
required semiconductors compared to HB-MMC, leading to 
additional cost and losses.  
In addition to the FB SM, various SM topologies have been 
proposed, e.g. clamp double (CD) SM [10], cross connected 
(CC) SM [11, 12], unipolar FB SM [13], unipolar CC SMs [14], 
etc. These SMs use additional semiconductor switches to 
change the current path during DC faults and block the fault 
currents fed from the AC side, while operate in a similar way 
with HB SM during normal operation. However, the 
introduction of additional semiconductors leads to higher losses 
and cost. 
The alternate-arm multilevel converter (AAC) presented in 
[15] can block DC faults with reduced semiconductor losses 
compared to the FB-MMC. However, the direct switches in the 
AAC arm require series connection of large numbers of IGBTs 
[16]. Based on HB-MMC, the hybrid cascaded MMC (HC-
MMC) is proposed in [17], where cascaded FB chains are 
connected on the AC side of HB-MMC to provide reverse 
blocking voltage after the converter is blocked following the 
fault. This topology has lower losses and cost than FB-MMCs 
but the cascaded FB chains need to be coordinately controlled 
with the HB-MMC part. 
Reference [18] proposes a hybrid MMC (H-MMC), which 
mixes FB and HB SMs in each arm to obtain DC fault blocking 
capability with lower losses than the FB-MMC. Also, it can 
generate negative voltage, which enables greater controllability 
of the converter [18, 19]. The ratio between the FB and HB 
number is typically fix at one to effectively block DC faults. 
The ratio greater than one is also discussed in [18] to transfer 
more power than the conventional MMC by utilizing the 
negative output voltage capability of the FB SMs. However, 
with more HB SMs replaced by FB SMs, the power losses are 
increased.  
Another hybrid MMC is proposed in [20], where only one 
HB SM is replaced by a FB SM in the lower arm. During DC 
faults, all the HB SMs in the upper arm are commanded to 
output zero voltage to create an artificial AC short circuit so as 
to bypass the fault currents fed by the AC grid from DC side. 
Meanwhile, all the SMs in the lower arm are turned off thus the 
FB SM provides blocking voltage to rapidly reduce the DC 
current to zero. As a result, the DC switches can be opened at 
zero current to isolate the DC fault and then all the HB SMs in 
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the upper arm can be deactivated. However, before the opening 
of the DC switches, large fault currents flow through the IGBTs 
in the upper arm, leading to severe overcurrent.  
In order to overcome the above problems, a hybrid MMC 
with reduced FB SMs (RFB-MMC) is proposed in this paper 
and its operation including DC fault blocking and restart 
capabilities is researched. The proposed converter is introduced 
in section II including the converter topology and typical 
characteristics. In section III, the operating principle 
considering DC fault blocking and restart procedure is detailed. 
Section IV presents the design principles of the proposed 
topology, considering cost, loss, and control strategy. The 
performance of the proposed RFB-MMC is assessed in section 
V using simulations and section VI concludes the paper. 
II.  PROPOSED HYBRID MMCS WITH REDUCED FB SMS  
Fig. 1 shows a generic version of the proposed hybrid MMC 
with reduced FB SMs. Its main power stage consists of a series 
connection of HB-MMC and FB-MMC on their DC sides. A 
fault breaking circuit, composed of an ultra-fast disconnector 
(UFD), a residual DC current breaker (RB), and a DC capacitor 
CF, is connected in parallel with the FB-MMC on the DC side 
to provide DC fault blocking and DC circuit breaking 
capability.  
For the conventional hybrid MMC, the negative voltage 
provided by the FB SMs needs to be greater than the peak AC 
line-to-line voltage to block DC faults. Thus, typically it 
requires 50% FB SMs, leading to higher cost and power losses 
than HB-MMCs [18, 19]. In contrast, in the proposed topology, 
the FB-MMC only commutates the fault current from the FB-
MMC to the fault breaking circuit and does not need to match 
the AC side voltage to block DC faults. Thus, the ratio k 
between the FB SM number NFB and the total SM number N in 
each arm of the RFB-MMC can be much less than the typical 
value of 50%, i.e.: 
 50%FB FB
FB HB
N N
k
N N N
  

 (1) 
where NHB is the HB SM number per arm for the HB-MMC. As 
will be discussed in section IV, k can be reduced from the 
typical value of 50% in H-MMC to 10%, leading to reduced 
losses and capital cost.  
For modular design, the FB and HB SM capacitors have the 
same voltage VC:  
 dcFB dcHB dc dc
C
FB HB FB
V V V kV
V
N N N N
     (2) 
where VdcFB, VdcHB and Vdc are the DC voltages of the FB-MMC, 
HB-MMC and RFB-MMC, respectively. Considering unity 
modulation index, the peak AC line-to-line voltages VacFB and 
VacHB of the FB-MMC and HB-MMC are assumed as (3) and 
(4), respectively:  
 
3
2
acFB dcV kV  (3) 
  
3
1
2
acHB dcV k V  . (4) 
According to Kirchhoff’s current law, the DC currents are 
governed by (5) from Fig. 1:  
 
dcHB dcFB CF RBI I I I    (5) 
where IdcHB and IdcFB are the DC currents of HB-MMC and FB-
MMC, respectively, and ICF and IRB are the currents flowing 
through capacitor CF and residual breaker RB, respectively.  
During normal operation, i.e. non-DC fault conditions, the 
proposed topology operates in the same way as the conventional 
HB-MMCs including the same AC fault ride-through capability 
[21]. 
 
 
Fig. 1.  Proposed hybrid MMC with reduced FB SMs. 
III.  OPERATING PRINCIPLE OF THE PROPOSED RFB-MMC 
The operating principles of the proposed scheme, including 
DC fault blocking and system restart, are presented in this 
section. 
A.  DC Fault Blocking  
The principle idea of the proposed topology is to use DC 
capacitor CF rather than FB SMs to block DC faults such that k 
ration can be significantly reduced. The operation of the circuit 
can be explained as follows. 
 During normal operation (Stage I), UFD and RB are closed 
and the capacitor voltage VCF equals to the nominal FB-
MMC DC voltage while the capacitor current ICF is around 
zero, as shown in Fig. 2 (a). Both the FB-MMC and HB-
MMC transmit power during normal operation. 
 In the event of DC faults, the HB SM capacitors and the 
capacitor CF are initially discharged as illustrated in Stage 
II shown in Fig. 2 (b). The currents IdcHB and ICF thus 
increase, which can be used to detect the fault.  
 Both the HB-MMC and FB-MMC are then blocked after 
fault detection and the FB-MMC provides negative 
blocking voltage to its AC side, while also suppresses its DC 
current IdcFB to zero. Thus, all the DC fault current from the 
HB-MMC IdcHB is commutated to the capacitor CF. As the 
current flowing through the FB-MMC is zero as expressed 
by (6), the UFD can be opened under zero current (Stage III, 
Fig. 2 (c)).  
 , 0CF dcHB dcFBI I I   (6) 
 The DC fault current charges the capacitor CF, and once the 
capacitor voltage VCF is greater than the peak AC line-to-
line voltage VacHB, as depicted by (7), the uncontrolled fault 
current from the HB-MMC AC side will be suppressed and 
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the DC fault blocked (Stage IV, Fig. 2 (d)). 
  
0
1
t
CF dcFB CF acHB
F t
V t V I dt V
C
    (7) 
where t0 is the instant when the DC fault occurs. 
 
     
                                    (a)                                                        (b) 
      
                                    (c)                                                        (d) 
Fig. 2.  Single-phase illustration of fault current commutation of the RFB-
MMC: (a) Stage I: normal operation, (b) Stage II: fault current commutation, 
(c) Stage III: capacitor CF reverse charging, and (d) Stage IV: fault blocking. 
 
 
Fig. 3.  Illustration of the typical waveforms of the RFB-MMC during faults: 
(a) HB-MMC DC current, (b) FB-MMC DC current, (c) capacitor CF current, 
(d) capacitor CF voltage, (e) sum of SM capacitor voltages of FB-MMC, and (f) 
sum of SM capacitor voltages of HB-MMC. 
 
The typical waveforms of the proposed converter during DC 
faults are illustrated in Fig. 3, which are described as follows. 
 When a DC fault occurs at t=t0, capacitor CF discharges and 
its current ICF increases. Meanwhile, SM capacitors of HB-
MMC are also discharged, leading to the increase of the DC 
current IdcHB. 
 Once the DC fault is detected at t=t1 by either over current 
detection or other suitable methods [22], both the FB and 
HB converters of the RFB-MMC are blocked and the SM 
capacitors stop discharging.  
 After the converters are blocked at t=t1, the fault currents 
flow through the antiparallel diodes in the arms and charge 
the SM capacitors of the FB-MMC, as shown in Fig. 4 (a), 
which considers one SM per arm for ease of illustration. Fig. 
4 (a) can be equivalent as Fig. 4 (b) and as seen, depending 
on the arm current directions, the upper and lower arms of 
the FB-MMC provide positive and negative voltages. Thus, 
the sum of the upper and lower arm voltages of the FB-
MMC is zero (VdcFB-VdcFB) during t1~t2. Due to the capacitor 
voltage VCF, the DC current IdcFB decreases to zero and 
reverses until t=t2 when one of the upper and lower arm 
currents in a phase becomes zero. At this instant, the 
blocking voltage provided by the FB-MMC is increased 
from zero to 2VdcFB (i.e. VdcFB+VdcFB), as seen from Fig. 4 
(c). The DC current IdcFB then starts to decrease and is 
suppressed to zero at t=t3. The fault current is thus 
commutated to the capacitor CF and the FB-MMC is 
bypassed, as illustrated in Fig. 2 (c). Therefore, UFD is 
opened at zero current at t=t4 after certain delays. Typical 
UFD opening time is 2 ms, and thus, it takes around 2 ms 
from fault detection at t=t1 to the opening of the UFD at t=t4. 
 
 
(a) 
 
                                (b)                                                        (c) 
Fig. 4.  Current path illustration during FB-MMC DC current reversal: (a) 
detailed current path during t1~t2, (b) equivalent current path during t1~t2 and 
(c) equivalent current path during t2~t3. 
 
 Following the blocking of the RFB-MMC at t=t1, the sum 
of SM capacitor voltages of HB-MMC VCarmHB remains 
unchanged seen in Fig. 3 (f), as the fault currents only flow 
through the antiparallel diodes of the HB SMs and do not 
charge the HB SM capacitors. In contrast, the FB SMs 
provide negative voltages to suppress the fault currents, 
which charge the FB SM capacitors, leading to slight 
increase of the FB capacitor voltage VCarmFB from t=t1 to t=t3 
as illustrated in Fig. 3 (e). After the suppression of the FB-
MMC DC current IdcFB to zero at t=t3, VCarmFB remains 
unchanged. 
 From fault initiation, fault currents continue being fed to the 
DC side by the AC grid voltage VacHB through the 
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antiparallel diodes of the HB-MMC. The fault current IdcHB 
flows through CF and its voltage VCF decreases to zero and 
then reverses. When VCF increases to around -(1-k)Vdc, the 
fault current IdcHB reduces to zero at t=t5 and the DC fault is 
thus blocked, as illustrated in Fig. 2 (d), and Fig. 3 (a) and 
(d). If the residual breaker RB is connected with the faulty 
DC line, it can be opened at t=t6 to physically isolate the 
RFB-MMC from the faulty DC network. On the other hand, 
if the DC fault is in other part of the DC network in a multi-
terminal DC system, i.e. the DC fault is not at the DC line 
connected to the RFB-MMC, the RB can remain closed. 
B.  System Restart 
After fault isolation, the RFB-MMCs connected to the 
healthy part of the DC network need to recover and restart 
power transmission. This requires CF to be discharged first. In 
the proposed scheme, a fast discharging resistor Rdis is switched 
in using a mechanical switch Sdis with the closing time of 20 ms 
as shown in Fig. 5. The sequence during restart is detailed as 
follows. 
 After fault isolation (at other part of the DC network so RB 
remains closed), the mechanical switch Sdis is closed at t=t7 
and the capacitor CF is discharged as seen in Fig. 3. When 
the capacitor voltage VCF drops below the peak of the HB-
MMC AC voltage VacHB at t=t8, AC currents start to flow 
through the freewheeling diodes and charge the healthy DC 
cables. Once the DC cables are charged, the charging 
currents reduce to zero. 
 After the capacitor CF is safely discharged, the discharging 
switch Sdis is opened and the UFD closes at t=t9. The FB-
MMC is thus connected in the circuit and normal operation 
can be resumed.  
 
Fig. 5.  Discharging circuit for the fault blocking capacitor CF of the RFB-
MMC. 
 
The fast discharging resistor Rdis only needs to dissipate the 
energy stored in the capacitor CF during system restart and does 
not introduce power losses during normal operation, as it is 
disconnected from the circuit by the mechanical switch Sdis.  
IV.  DESIGN OF THE PROPOSED RFB-MMC  
The design principles of the proposed RFB-MMC are 
presented in this section, considering cost, losses, and control 
structures. 
A.  Cost Consideration  
    1)  Capacitor CF requirements 
To ensure that UFD is safely opened under zero current at 
t=t4 in Stage III, the reversed DC capacitor voltage VCF needs to 
be less than the negative voltage VblockFB provided by the FB-
MMC, as expressed by (8). Otherwise, VCF will force IdcFB to 
increase again.  
  
4
0
4
1
2 2 2
t
CF dcFB CF blockFB
F t
blockFB C FB dcFB dc
V t V I dt V
C
V V N V kV
  
  
 . (8) 
Typical UFD opening time is around 2 ms. Thus, 2 ms after 
fault detection and the initiation of the opening of the UFD, the 
reversed capacitor voltage VCF needs to be less than the 
blocking voltage VblockFB. Considering the integration of the 
fault current within the first 2ms is largely constant, from (8), 
the required capacitance CF is inversely proportional to the 
blocking voltage of the FB-MMC. In the most severe cases 
tested while considering possible different power flow 
directions, operation point, etc., the value of the required 
capacitance CF is 0.5CSM/N in the specific case with k=20%, 
where CSM is the SM capacitance. With the variation of k, the 
required CF can be considered as inversely proportional to the 
ratio k as: 
 
0.2
2 10
SM SM
F
C C
C
k N kN
  . (9) 
The total energy stored in the FB and HB SM capacitors of 
the RFB-MMC is  
 
 
2 2
2
1 1
6 6 1
2 2
3
dc dc
SM SM SM
SM
dc
V V
E kN C k N C
N N
C
V
N
   
     
   

. (10) 
From (9) and (10), and assuming the blocking voltage 
provided by the capacitor CF during DC faults is  1 dck V , the 
energy stored in the capacitor CF is expressed as 
 
 
   
2
2 22
1
1
2
1 1
20 60
CF F dc
SM SM
dc
E C k V
C E
k V k
kN k
   
   
. (11) 
The FB and HB SMs of the proposed RFB-MMC require the 
same value of capacitor as that used in the conventional HB-
MMC and can be in the range of is 30~40 kJ/MVA [23]. From 
(11), the total required capacitor volume of the RFB-MMC is 
thus around  
2
1
1
60
k
k

  times that of HB-MMC. 
    2)  Cost evaluation 
The required IGBT number per arm of the proposed RFB-
MMC is the sum of those in the FB-MMC and HB-MMC: 
    4 2 1 2 1Nk N k N k    . (12) 
Assuming the SM capacitors and semiconductor devices 
equally share the total cost COHB-MMC of the conventional HB-
MMC [24], the semiconductor cost COsemi of the proposed 
RFB-MMC is: 
 
 2 1 1
2 2 2
HB MMC
semi HB MMC
N k CO k
CO CO
N


 
   . (13) 
The capacitor cost of the FB and HB SMs in the RFB-MMC 
COCSM is the same as that of the conventional HB-MMC: 
 0.5CSM HB MMCCO CO  . (14) 
From (11), the cost of the fault blocking capacitor CF is 
 
 
2
1
2 120
CF HB MMC
CF HB MMC
SM
kE CO
CO CO
E k



  . (15) 
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Similar to the residual breaker of hybrid breakers, the 
residual breaker RB physically isolates the faulty cables after 
faults are blocked by the RFB-MMC. Thus, its opening speed 
is not critical and normal mechanical switches can be used. The 
cost COelse of the RB, UFD and the discharging circuit is 
estimated as 0.05COHB-MMC [20]. The total cost of the RFB-
MMC is thus calculated as 
 261 124 1
120
RFB semi CSM CF SF else
HB MMC
CO CO CO CO CO
k k
CO
k
CO

    
 

. (16) 
The total cost of the FB-MMC and the conventional hybrid 
MMC is estimated as (17) and (18), respectively: 
 1 1 1.5
2 2
HB MMC HB MMC
FB MMC HB MMC
CO CO
CO CO      (17) 
 1 0.5 1.25
2 2
HB MMC HB MMC
H MMC HB MMC
CO CO
CO CO      .(18) 
 
Fig. 6.  Comparison of normalized cost between the conventional hybrid MMC 
and the proposed RFB-MMC with the variation of k. 
 
From (16) and (18), the normalized capital costs of the 
conventional hybrid MMC and the proposed RFB-MMC are 
plotted in Fig. 6, where the HB-MMC cost COHB-MMC is defined 
as the base value. When k is in the range of (0.04~0.38), the 
proposed topology is more cost-effective than the conventional 
H-MMC, and the minimum cost CORFBmin of the RFB-MMC is 
around 1.16COHB-MMC from (16), a reduction of 7.2% compared 
to the H-MMC cost of 1.25COHB-MMC. 
 
TABLE I 
Comparison of the proposed RFB-MMC (k=0.1) with other alternatives. 
 
HB-
MMC 
FB-
MMC 
H-
MMC 
RFB-
MMC 
Capacitor stored energy 
(kJ/MVA) 
30~40 30~40 30~40 35~47 
No. of semiconductors per arm 2N 4N 3N 2.2N 
No. of semiconductors in 
current path per arm 
N 2N 1.5N 1.1N 
Cost (pu) 1 1.5 1.25 1.16 
Losses 1% 1.7% 1.35% 1.07% 
DC fault blocking No Yes Yes Yes 
 
According to (12), the required IGBT number per arm of the 
proposed RFB-MMC with k=0.1 is 2.2N, a reduction of 26.7% 
compared to that of the conventional hybrid MMC (3N). From 
(11), when k=0.1, the capacitance requirement of the RFB-
MMC is in the range of 35~47 kJ/MVA. The comparison of the 
proposed RFB-MMC with other alternative MMC 
configurations is summarized in Table I. 
B.  Loss Consideration  
The proposed fault breaking circuit is inactive during normal 
operation. Currents only flow through the mechanical devices 
UFD and RB, and thus the loss of the fault breaking circuit is 
negligible.  
The conduction loss of the RFB-MMC is proportional to the 
semiconductor number in the current path per arm, which is 
expressed as (19) for the proposed RFB-MMC:  
    2 2 1 1FB HBN N kN k N k N      . (19) 
Thus, with k=0.1, the per arm semiconductor number in the 
current path of the proposed RFB-MMC is 1.1N, lower than that 
of the conventional hybrid MMC (1.5N), as listed in Table I. 
This significantly reduces conduction losses. The switching 
loss of the RFB-MMC is similar to that of HB-MMC. Assuming 
the conduction and switching losses of the conventional HB-
MMC are 0.7LOHB-MMC and 0.3LOHB-MMC, respectively [25], the 
total loss of the proposed RFB-MMC is  
 
 
0.7 0.3
2 2
2
1 0.7
HB MMC HB MMC
HB MMC
N kN
N
k
LO LO
LO
 


 
 
. (20) 
The losses of the conventional HB-MMC and hybrid MMC 
are typically 1% and 1.35%, respectively [18, 25]. From (20), 
the loss of the proposed RFB-MMC with k=0.1 is calculated as 
1.07%, a reduction of 20.7% compared to the conventional 
hybrid MMC as listed in Table I.  
The capitalized cost associated with losses is typically 
3000€/kW [25] and thus the proposed RFB-MMC further 
reduces the cost by 10 M€ per converter if the conventional 
hybrid MMC rated at 1200 MW is replaced by the proposed 
RFB-MMC. 
The proposed RFB-MMC shows superiorities over other 
alternatives in terms of efficiency and required semiconductor 
number, which are among the major concerns when 
constructing HVDC projects. The construction, installation and 
space requirements of various topologies will incur different 
costs, which need to be taken into consideration in real 
applications.  
 
 
(a) 
 
 
(b) 
Fig. 7.  Control structure of the proposed RFB-MMC: (a) active power control 
and (b) DC voltage control. 
C.  Control Strategy 
For the proposed topology, the FB-MMC and HB-MMC are 
connected in series and share the same DC current. To ensure 
DC voltage sharing according to the ratio k defined by (1), the 
active power references of the FB-MMC and HB-MMC need 
to be set as * *
dcFB dcP kP  and  
* *1dcHB dcP k P  , respectively, as 
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illustrated in Fig. 7 (a), where *
dcP  is the active power reference 
of the RFB-MMC; *
dFBi  and 
*
dHBi  are the d-axis current 
references of the FB-MMC and HB-MMC, respectively [26]. 
Similarly, for the RFB-MMC operating on DC voltage 
control mode, the DC voltage references of the FB-MMC and 
HB-MMC are set as * *
dcFB dcV kV  and  
* *1dcHB dcV k V  , 
respectively to ensure power sharing and adequate DC voltage 
control, as illustrated in Fig. 7 (b), where *
dcV  is the DC voltage 
reference of the RFB-MMC. 
V.  SIMULATION 
The DC fault blocking capability of the proposed RFB-
MMC, and system recovery after fault clearance in a multi-
terminal system are assessed using Matlab/Simulink 
simulations. Each arm of the FB-MMC is composed of 32 FB 
SMs while there are 288 HB SMs in each arm of the HB-MMC. 
The FB-MMC and HB-MMC of the proposed topology are 
represented by detailed submodule-based switching function 
models which consider the gating signal and capacitor voltage 
ripple of each SM [27]. The k ratio of the FB-MMC is chosen 
as 0.1 in the studies. Each DC cable is 75 km long and is 
modeled as 10 pi sections, while the cable resistance, 
inductance and capacitance are 20 mΩ/km, 0.5 mH/km and 0.27 
µF/km, respectively [22].  
The blocking capacitor CF is simply modelled as a lumped 
ideal capacitor while the parasitic inductance and resistance are 
neglected as they do not have significantly influence on the DC 
fault blocking performance of the proposed topology. This is 
because during the respective fault current commutation stage 
and capacitor CF reverse charging stage shown in Fig. 2 (b) and 
(c), the much larger arm resistances and inductances of the FB-
MMC and HB-MMC are always connected in series with the 
parasitic resistance and inductance of CF. Thus, for simplicity, 
the parasitic inductance and resistance are neglected and an 
ideal capacitor is used to represent the blocking capacitor CF. 
 
 
Fig. 8.  HVDC link based on the proposed RFB-MMC. 
 
TABLE II 
Nominal Parameters of RFB-MMC1 and RFB-MMC2. 
PARAMETER NOMINAL VALUE 
FB-MMC  
DC-link voltage 80 kV 
Power rating 120 MW 
SM number per arm 32 
SM capacitor voltage 2.5 kV 
SM capacitance CSM 8 mF 
Arm inductance 0.05 pu 
Grid- and converter-side 
voltages of transformer 
400 kV/40 kV 
HB-MMC  
DC-link voltage 720 kV 
Power rating 1080 MW 
SM number per arm 288 
SM capacitor voltage 2.5 kV 
SM capacitance CSM 8 mF 
Arm inductance 0.05 pu 
Grid- and converter-side 
voltages of transformer 
400 kV/353 kV 
Fault 
breaking 
circuit 
Capacitance CF 25 µF 
Voltage rating of CF 720 kV 
Opening time of UFD 2 ms 
Opening time of RB 25 ms 
A.  DC Fault Blocking 
The DC fault blocking capability of the proposed topology 
is tested using a point-to-point HVDC link rated at 1.2 GW/800 
kV DC, as illustrated in Fig. 8. The tested system parameters 
are listed in Table II, and RFB-MMC1 and RFB-MMC2 control 
the active power and DC voltage, respectively. A solid pole-to-
pole DC fault is applied at the middle of the 75 km DC cables 
at t=0.4 s and the HVDC stations are blocked once the fault is 
detected if: 
 the capacitor current ICF is over 1500 A, or 
 the DC fault current IdcHB of the HB-MMC is over 2 pu, or 
 ICF is over 500 A and IdcHB is over 1.5 pu. 
The simulation results are shown in Fig. 9. 
After DC fault occurrence, the DC voltage of HVDC link 
drops to around zero as shown in Fig. 9 (a) and RFB-MMC1 is 
blocked 210 µs after fault initiation. As shown in Fig. 9 (b), the 
FB-MMC DC current IdcFB reverses and is then quickly 
suppressed to zero by the FB SMs. The currents flowing 
through the converter arms and the AC side of the FB-MMC 
are also suppressed to zero, Fig. 9 (f) and (h). Thus, the FB SMs 
are not subject to additional thermal stress during DC faults. 
The fault current IdcHB from the HB-MMC AC side thus only 
flows through CF, as displayed in Fig. 9 (c) and (d), and the  
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Fig. 9.  DC fault blocking waveforms of RFB-MMC1: (a) RFB-MMC DC 
voltage, (b) FB-MMC DC current, (c) HB-MMC DC current, (d) capacitor CF 
current, (e) capacitor CF voltage, (f) FB-MMC arm currents, (g) HB-MMC arm 
currents, (h) FB-MMC grid-side AC currents, (i) HB-MMC grid-side AC 
currents, (j) sum of SM capacitor voltages of FB-MMC, and (k) maximum 
diode ∫i2(t)dt of HB-MMC. 
voltage of CF (i.e. VCF) decreases to zero and then reverses, as 
shown in Fig. 9 (e). However, VCF is still lower than the FB-
MMC blocking voltage of 160 kV before t=0.4022 s and thus 
the DC current of the FB-MMC remains at zero, and the UFC 
is opened under zero current at t=0.4022 s. The DC fault current 
continues charging the capacitor CF and, with the increase of 
the capacitor voltage VCF in opposite to the fault current 
direction, gradually decreases to zero around 11 ms after fault 
detection when VCF reaches around -720 kV, Fig. 9 (c), (d) and 
(e). The DC fault blocking time of the proposed topology is thus 
around 11 ms. Similar behaviors can also be observed from the 
arm and AC currents of the HB-MMC, as seen from Fig. 9 (g) 
and (i). The peak fault current flowing through the arms of the 
HB-MMC reaches 3.4 kA (2.3 pu). However, the fault currents 
only flow through the antiparallel diodes and drop to zero in 
around 11 ms. The maximum diode ∫i2(t)dt is 45 kA2s as 
illustrated in Fig. 9 (k), which is in the safe operation range of 
the diodes studied [28].  
 
 
Fig. 10.  Three-terminal DC network based on the proposed RFB-MMC. 
 
As shown in Fig. 9 (d), the peak fault current flowing 
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through the blocking capacitor CF is around 6.5 kA and is much 
less than those of the DCCB capacitors proposed by Mitsubishi 
and SCiBreak AB (16 kA and 10 kA, respectively) [29, 30]. 
As the FB SMs of the RFB-MMC only block the fault 
currents fed from the FB-MMC AC side and commutate the DC 
current to the fault breaking capacitor CF at the initial stage of 
the fault, the capacitor voltages of the FB SMs do not have over 
charging issue, as demonstrated in Fig. 9 (j). 
B.  DC Fault Ride-through  
The proposed RFB-MMC is also tested using a three-
terminal DC network as illustrated in Fig. 10. Stations RFB-
MMC1 and RFB-MMC2 operate on power control mode and are 
connected to the bus-bar of RFB-MMC3 through residual 
breakers RB31 and RB32, respectively. RFB-MMC1 and RFB-
MMC2 have the same parameters as the aforementioned point-
to-point HVDC link, as listed in Table II. RFB-MMC3 controls 
the DC voltage of the DC network and also has the same 
parameters as those in Table II except its power rating, SM 
capacitance CSM and blocking capacitance CF are doubled. A 
solid pole-to-pole DC fault occurs at the middle of the 75 km 
Cable 2 at t=0.4 s. 
After the occurrence of the DC fault, the DC voltage of the 
network drops to around zero and the three respective stations 
are blocked 0.3 ms, 0.5 ms, and 1 ms after fault initiation, 
following the same procedure as detailed in section V 
Subsection A. The power transmission is thus interrupted, as 
shown in Fig. 11 (b) and (c). As observed in Fig. 11 (d) and (e), 
fault currents flow into the RFB-MMCs at the initial stage of 
fault occurrence but are quickly suppressed at zero. After fault 
isolation by opening RB23 and RB32 (fault location is not in the 
scope of this paper so it considers the fault is located by other 
methods) at t=0.421 s, RFB-MMC1 and RFB-MMC3 can be 
restarted to restore power transmission between them, as 
detailed as follows. 
At t=0.435 s, the mechanical switch of the discharging 
circuit Sdis is activated to quickly discharge the capacitor CF, as 
shown in Fig. 11 (i). With the decrease of its voltage VCF, 
currents flow through the HB-MMC and capacitor CF from AC 
grid to charge the DC cables, which leads to the increase of the 
DC voltage and enables soft-restart of the proposed converters, 
as displayed in Fig. 11 (a), (e), (f), and (h). As shown in Fig. 11 
(i), the capacitor voltage VCF decreases to around zero at t=0.45 
s, and switch Sdis is then opened. UFD is closed at t=0.452 s and 
then the system is now ready to restart.  
Station RFB-MMC3 is firstly enabled t=0.455 s to restore the 
DC voltage as shown in Fig. 11 (a) and RFB-MMC1 is activated 
at t=0.565 s and gradually ramps up the active power to the 
rated value in 50 ms, Fig. 11 (b) and (d). The power 
transmission between the two healthy stations is thus resumed, 
Fig. 11 (c) and (e). 
With the FB SMs reduced from 50% to 10%, the proposed 
RFB-MMCs are still capable of blocking DC faults, avoiding 
overcurrent of HVDC stations. In a multi-terminal 
configuration, the healthy parts of the DC network can quickly 
resume normal operation after fault isolation. 
 
Fig. 11.  System restart waveforms during DC faults: (a) RFB-MMC3 DC 
voltage, (b) RFB-MMC1 active power, (c) RFB-MMC3 active power, (d) RFB-
MMC1 grid-side AC currents, (e) RFB-MMC3 grid-side AC currents, (f) HB-
MMC3 DC current, (g) FB-MMC3 DC current, (h) capacitor CF3 current, and (i) 
capacitor CF3 voltage. 
 
VI.  CONCLUSION 
This paper proposes a novel hybrid MMC, where a high 
voltage rating HB-MMC is connected in series with a circuit 
formed by parallel-connected low voltage rating FB-MMC and 
a fault breaking circuit on DC side. During normal operation, 
both the FB-MMC and HB-MMC transmit power with the fault 
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breaking circuit bypassed. During DC faults, the DC capacitor 
of the fault breaking circuit is charged by the fault currents and 
provides negative voltage to block faults. The proposed 
topology significantly reduces the required FB SM number 
from 50% for a typical hybrid MMC to 10%, leading lower 
capital cost and power loss compared to hybrid MMC with 50% 
of FB SMs. The DC fault blocking and restart capability, high 
efficiency, and low capital cost of the proposed RFB-MMC 
make it attractive for application in HVDC systems.  
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